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Abstract. Security in random number generation for cryptography is closely re-
lated to the entropy rate at the generator output. This rate has to be evaluated
using an appropriate stochastic model. The stochastic model proposed in this
paper is dedicated to the transition effect ring oscillator (TERO) based true ran-
dom number generator (TRNG) proposed by Varchola and Drutarovsky in 2010.
The advantage and originality of this model is that it is derived from a physical
model based on a detailed study and on the precise electrical description of the
noisy physical phenomena that contribute to the generation of random numbers.
We compare the proposed electrical description with data generated in a 28 nm
CMOS ASIC implementation. Our experimental results are in very good agree-
ment with those obtained with both the physical model of TERO’s noisy behavior
and with the stochastic model of the TERO TRNG, which we also confirmed using
the AIS 31 test suites. 1
Keywords: hardware random number generators, transition effect ring oscillator, sto-
chastic models, entropy, statistical tests
1 Introduction
Random number generation is a critical issue in most cryptographic applications. Ran-
dom numbers are used as confidential keys, but also as initialization vectors, challenges,
nonces, and random masks in side channel attack countermeasures. A security flaw in
random number generation has a direct impact on the security of the whole cryptographic
system. Contrary to generators used in Monte Carlo simulations and telecommunications,
those designed for cryptography must generate unpredictable random numbers – having
perfect statistical properties is necessary but not sufficient.
1 c©IACR 2015. This article is the final version submitted by the authors to the IACR and
to Springer-Verlag on June 15 2015. The version published by Springer-Verlag is available at
DOI...
There are two main categories of random number generators: deterministic random
number generators (DRNG) and true random number generators (TRNG), which can
be physical (P-TRNG) or non-physical (NP-TRNG). While deterministic generators are
based on algorithmic processes and are thus not truly random, TRNGs exploit an unpre-
dictable process, such as analog phenomena in electronic devices, to produce a random
binary sequence or a sequence of random numbers. The unpredictability of DRNGs is
guaranteed computationally and that of TRNGs is guaranteed physically. A good knowl-
edge of the underlying physical process in TRNG that ensures its randomness and hence
its unpredictability is therefore necessary.
The statistical quality of TRNGs and DRNGs is usually evaluated using statistical
test suites such as the one first proposed by George Marsaglia [6] and extended by
the NIST [8]. The goal of these suites is to detect statistical weaknesses such as non-
uniformity or the appearance of patterns in a generated random sequence of only limited
size. In no case can these tests guarantee the unpredictability of the random binary
sequence.
As summarized by Fischer in 2012 [3], the best way to ensure unpredictability is to
carefully estimate the entropy rate at the generator output. The estimation of entropy
must be based on a carefully constructed model of the random number generation process.
In a P-TRNG, this model consists of a mathematical description of a link between the
variations in the exploited unpredictable analog phenomena and the variations in the
random binary sequence.
The entropy estimation based on an underlying stochastic model is mandatory in the
security certification process, specifically at high levels of security [5]. Stochastic models
are reasonably easy to construct, but it is sometimes difficult or even impossible to check
all the underlying physical assumptions. A physical model could serve as a basis for
validation of these assumptions, but it is much more difficult to construct and a detailed
knowledge of contributing physical phenomena is necessary.
Some stochastic models are generic and can be adapted to several generators [4],
but many TRNGs require their own specific stochastic models. Unfortunately, only a
few existing generators have corresponding stochastic models, e.g. [1], [10], [2]. One of
the interesting generators recently proposed by Varchola and Drutarovsky [11] uses a
so-called transient effect ring oscillator (TERO) as a source of randomness. Although the
generator produces good statistical results, a corresponding stochastic model has not yet
been proposed and the generic model proposed in [4] is clearly not suitable in this case.
Our contributions: 1) We propose and validate a novel physical TERO model including
electric noises that serve as sources of randomness. 2) From the physical model, we derive
a TERO stochastic model. 3) From the TERO model, we propose and validate a stochastic
model of a complete TERO-based TRNG and illustrate the use of this model to estimate
the entropy rate in conjunction with the output bit rate.
Organization of the paper: In Section 2, we describe the structure of the TERO and
its use in a P-TRNG. The physical (electrical) and derived stochastic model of the TERO
are detailed in Section 3. The stochastic model of the complete TERO-based TRNG is
presented in Section 4. We conclude the paper by a discussion concerning the relationship
between the entropy rate and the output bit rate that can be set up using the proposed
stochastic model.
2
2 The TERO based RNG – background
The TERO is an electronic circuit that oscillates temporarily. It is composed of an even
number of inverters and a couple of gates that restart temporary oscillations (e.g. two
NAND or two XOR gates). A typical TERO configuration is presented in the left panel
of Fig. 1: it is composed of two NAND gates and two inverter branches. The TERO can
be seen as an RS latch with two inputs featuring the same voltage Vctr and two different
outputs Vout1 and Vout2.
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Fig. 1. Circuit diagram of a typical TERO structure and its input/output waveforms
obtained experimentally
Following the rising edge of the Vctr input, the outputs Vout1 and Vout2 start to
oscillate. The oscillations have a constant mean frequency, but their duty cycle varies
over time: it changes monotonously and after a certain number of oscillations, it reaches
the rate of either 0% or 100%. At this point, outputs Vout1 and Vout2 stop oscillating and
remain stable at two opposite logic values. The right panel of Fig. 1 presents traces of the
Vctr input and Vout1 output signal captured from oscilloscope.As can be observed, the
output signal Vout1 starts to oscillate following the rising edge of the Vctr control signal.
The three zooms presented in this panel show the changing duty cycle: immediately
after the rising edge of the Vctr signal, it is close to 50%, then decreases until it reaches
0%. Consequently, signal Vout1 stabilizes at logic level 0. Of course, signal Vout2 behaves
in the opposite way as far as the duty cycle is concerned and stabilizes at logic level 1.
The number of oscillations before the outputs stabilize is not constant but varies
because it is impacted by the electronic noises that disturb the normal behavior of tran-
sistors in the TERO structure.
The P-TRNG based on the TERO structure (TERO TRNG) is depicted in Fig. 2.
The TERO circuitry is followed by an n-bit counter that counts the rising edges of the
temporary oscillations. The counter output shows realizations of the random variable,
i.e. the number of oscillations in successive control periods. The random binary sequence
is usually obtained by successively concatenating the least significant bits of the counter,
i.e. only one T flip-flop is needed in the counter.
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Fig. 2. True random number generator based on the TERO structure
To evaluate the physical parameters of the TERO TRNG, we implemented the gen-
erator in a CMOS BULK ASIC using the ST Microelectronics 28 nm technology. In our
configurations, one of the two outputs of the TERO structure was connected to an 8-bit
asynchronous counter. Figure 3 shows the distribution of the 8 million counter values
obtained from the ASIC device for two different TERO topologies: in the first one, there
was a relative difference between the two TERO branches of 24 % (left panel) and in the
second one a relative difference 31 % (right panel). The differences between the TERO
branches were obtained using a digital configurable delay chain.
It can be seen that in both cases the number of oscillations varied around a mean value
according to a statistical law, which apparently is not a normal law. This is especially
visible in the right panel of the figure. One of our objectives was to determine this law
and its origin.
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Fig. 3. Distribution of numbers of temporary oscillations for two TERO topologies in
technology ST 28 nm: with the relative difference in delay between the two TERO
branches of 24 % (left panel) and with the relative difference 31 % (right panel)
Before proceeding with the construction of the physical and stochastic models, we
tested the statistical quality of generated bit streams. The bit streams obtained by suc-
cessive concatenation of the least significant bits constituted the raw binary streams,
which were then tested using the AIS31 protocol [KS11]. The data not only successfully
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passed all the tests of the Procedure B, but also those of the Procedure A aimed at test-
ing the post-processed signals. This means that the generator is suitable for certification
according to AIS31 for PTG1 and PTG2 levels even without post-processing.
As explained above, successful evaluation of the output of the generator using sta-
tistical tests is a necessary but not sufficient condition to ensure the unpredictability
of the generated numbers. The only way to guarantee such a property is to show the
link between variations in the distribution of the raw random binary sequence and the
physical phenomena that are considered as random, unpredictable, and non-manipulable.
Statistical modeling of underlying analog and digital processes should make it possible to
quantify the uncertainty included in the generated random sequence by estimating the
entropy rate in this sequence.
3 Physical and stochastic model of TERO
In this section, we discuss the main processes that transform noisy electric currents into
random binary sequences and explain how these phenomena are interlinked.
3.1 Modeling the number of temporary oscillations
Our study is based on an existing physical model of RS latches published by Reyneri
et al. in [7]. We complete their noise free model by taking electric noises into account.
For the sake of readability, the original model of the noise free inverter is presented in
Appendix A.
Modeling a noisy inverter Noisy behavior at transistor level is modeled by noisy
currents that are added to the ideal noise-free current flowing between the source and
the drain. As can be seen in Fig. 4 a) for a CMOS inverter, these noisy currents can
be represented by two sources of current nN and nP , which are connected in parallel to
output transistors and which are active only during inverter (gate) switching.
The inverter’s noisy output Vout can be seen as a sum of two signals – f(t) and n(t):
– f(t) represents an ideal component of the output signal, which contributes to the
charge and discharge of the CL capacitor by noise-free switching currents between
the source and drain of output transistors MN and MP
– n(t) corresponds to the noisy component of the output signal, i.e. it contributes to
the charge and discharge of the CL by the noisy signals nN and nP .
Let t0 be the last moment at which Vout is equal to VCC . Since the noisy currents exist
only during gate switching, n(t0) = 0. It is therefore clear that:
n(t) = n(t)− n(t0) = 1
CL
∫ t
t0
[nN (u) + nP (u)]du
In the following, we assume that nN and nP are Gaussian random variables. This
assumption is reasonable, because the noise currents can be considered as sums of ran-
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Fig. 4. Model of a noisy inverter and its response to a step function
dom variables associated with independent quantum processes in the transistors. Conse-
quently, n(t) can be represented as a stationary Gaussian random process2.
Let us now analyze modifications in length of the pulse transmitted over one inverter
as explained in Appendix A, but now in the presence of noisy currents. Let us consider
that at t = t↓, signal Vin goes down from VCC to 0 ,and we denote ta the time, at which
the signal Vout at the output of the inverter reaches
VCC
2 . Similarly, at t = t↑, signal Vin
goes up from 0 to VCC and tb corresponds to the time at which Vout is equal to
VCC
2 .
Finally, at t = tend signal Vin goes back to 0, ending one cycle. We denote tc = tend − t↓
the time that Vin needs to complete one cycle. For the sake of simplicity, we will denote
pin the length of one pulse at signal Vin and pout the corresponding pulse at the output
of an open chain of inverters.
Proofs of the following lemma and propositions are given in Appendix B.
Lemma 1 Let Ta (resp. Tb) be the random variable representing the time at which the
signal Vout reaches
VCC
2 after a falling edge (resp. rising edge) on Vin. Let ta (resp. tb)
denote the ideal time at which Vout should reach
VCC
2 in noise-free conditions. Let Pout
be the random variable representing the length of a pulse at signal Vout corresponding to
a pulse of length pin at signal Vin. Then, with previous definitions of signals f(t) and
n(t), we have:
1. Ta ∼ N
(
ta,
σ2
f ′(ta)
)
and Tb ∼ N
(
tb,
σ2
f ′(tb)
)
2. If Ta and Tb are independent,
Pout ∼ N (µout, σ2out) with
µout =
tc
2 +
(
pin − tc2
)
(1 +Hd)
σ2out = σ
2
(
1
f ′(ta)
+ 1
f ′(tb)
)
where Hd is the constant introduced in Appendix A.
2 This may be not true at the device startup, but this assumption is reasonable after some
time t0. For each t ≥ t0, we assume that n(t) follows a normal distribution with mean 0 and
variance σ2, denoted n(t) ∼ N (0, σ2) in the following.
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Shortening of the pulse while it traverses a delay chain Let us now consider
an open chain of N inverters discussed in the previous section, where N is a non-zero
positive integer. Let Vin be the input signal of the first inverter and VoutN the output
signal of the N th inverter. PoutN is the length of a pulse at VoutN corresponding to a
pulse pin at signal Vin. The random behavior of PoutN is given in Proposition 1.
Proposition 1 If the noise source in the inverter is independent from the noise sources
in other inverters, then
PoutN ∼ N (µoutN , σ2outN ) with
µoutN =
tc
2 +
(
pin − tc2
)
(1 +Hd)
N
σ2outN = σ
2
out
(
(1+Hd)
2N−1
(1+Hd)2−1
)
Modeling temporary oscillations in the TERO structure Let us now consider
two chains of inverters, as discussed in the previous section. Let {Kj}j=1...2M represent
the set of inverters in the first chain and {Lj}j=1...2M those in the second chain. We
denote NK and NL the two NAND gates with outputs VK and VL. They are connected
to chains {Kj}j and {Lj}j (as depicted in Fig. 5 a)) and complete a TERO. If Vctr
is equal to VCC , NL (resp. NK) can be seen as the L
th
2M+1 (resp. K
th
2M+1) inverter of
the chain L := {Lj}j=1...2M+1 (resp. K := {Kj}j=1...2M+1) generating the mean delay
τ1 (resp. τ2). Theoretically, τ1 and τ2 are identical, since both branches have the same
topology. In practice, because of imperfections in the manufacturing process, their values
differ slightly. Without any loss of generality, we can assume that τ1 > τ2.
At t = 0, let signal Vctr go up from 0 to VCC . As shown in Fig 5 b), this rising edge
τ1
τ2
b)a)
NL
NK
L2⋅M L1
K 2⋅MK 1
0
t
t
t
V L
V c
tr
V K
Vctr
VKVL
τ2 τ1
τ2τ1
Fig. 5. Initial behavior of the TERO structure
forces the outputs of NAND gates NK and NL to fall from VCC to 0. The falling edge
created at VK (resp. at VL) propagates over K (resp. L). This creates a pulse of mean
length τ1 (resp. τ2) at VL (resp. VK).
The two rising edges created on VL and VK start to propagate over elements L and
K. After a mean delay τ2 (resp. τ1), they cause signal VL (resp. VK) to fall from VCC to
0. The generated signals behave in the same way as the signals traversing set {Ij} in the
previous section with a cycle of length tc = τ1 + τ2.
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Proposition 2 Let PL0 (resp. PK0) be the length of the pulse observed at signal VL
(resp. VK) and PLS (resp. PKS) be the pulse length, once it has crossed S times over
both sets K and L.
If PL0 ∼ N (τ2, σ2out2M+1) and PK0 ∼ N (τ1, σ2out2M+1) and if the noise sources in all
the inverters are independent, then
PLS ∼ N (µLS , σ2LS ) with

µLS =
τ1+τ2
2 +
τ2−τ1
2 R
S
σ2LS = σ
2
out
R2S+1 − 1
(1 +Hd)2 − 1
PKS ∼ N (µKS , σ2KS ) with

µKS =
τ1+τ2
2 +
τ1−τ2
2 R
S
σ2KS = σ
2
out
R2S+1 − 1
(1 +Hd)2 − 1
where R = (1 +Hd)
4M+2.
According to Proposition 2, µLS+µKS = τ1+τ2. So the mean values of the duty cycles
of signals VK and VL are always complementary. Since by definition, PLS represents the
length of the pulses observed at signal VL and because of our assumption that τ1 > τ2,
oscillations disappear when PLS = 0. Consequently, the number of oscillations NOSC
corresponds to the last value of S for which PLS is positive:
NOSC = max{S|PLS > 0}. (1)
Let q be a positive integer different from zero. From Eq. (1) it follows that if NOSC
is greater than q, then PLq is positive and different from zero, too. Using this fact, we
can derive the probability that NOSC is greater than q from Proposition 2:
Pr{NOSC > q} = Pr{PLq > 0}. (2)
Then
Pr{NOSC > q} = 1√
2piσLS
∫ +∞
[
τ1−τ2
2 ]R
q− τ1+τ22
e
− u2
2σ2
LS du, (3)
or equivalently
Pr{NOSC > q} = 1
2
1− erf
 [τ1 − τ2]Rq − τ1 − τ2
2
√
2σout
√
R2q+1−1
(1+Hd)2−1
 . (4)
Finally, from Eq. (4) we get the probability that NOSC is smaller or equal to q:
Pr{NOSC ≤ q} = 1− Pr{NOSC > q} = 1
2
[
1− erf
(
K
1−Rq−q0√
R2q+1 − 1
)]
, (5)
where K and q0 are equal to:
K =
√
R2 − 1
2
√
2σr
, (6)
8
q0 = − log(∆r)
log(R)
, (7)
and where
σr = σout
√
R2 − 1
(1 +Hd)2 − 1/(τ1 + τ2) = σout4M+2/(τ1 + τ2),
∆r = (τ1 − τ2)/(τ1 + τ2).
Using Eq. (5), the probability pq that NOSC is equal to q can be estimated by
pq = Pr{NOSC ≤ q} − Pr{NOSC ≤ q − 1},
pq =
1
2
[
erf
(
K
1−Rq−q0−1√
R2q − 1
)
− erf
(
K
1−Rq−q0√
R2q+2 − 1
)]
. (8)
Equation (8) is very important, because it can be used to model the distribution of
the number of temporary oscillations. Its main advantage is that the parameters of the
model (R, σr and ∆r) are easy to quantify (see Section 3.2). Parameter R is the ratio
of the geometric series, σr is the relative jitter and ∆r is the relative difference between
TERO branches. The proposed model, as we will see later, can serve as a basis for the
TERO TRNG stochastic model.
3.2 Experimental validation of the TERO stochastic model
We validated the TERO model using the two TERO topologies presented in Sec. 2. We
evaluated the appropriateness of the model using 65536 realizations {Ak}k=1...65536 of
the TERO temporary oscillations. The model parameters R, ∆r, and σr were computed
from acquired data by determining K and q0 from Eq. (6) and (7) as follows.
First, an approximation of the distribution of temporary oscillations NOSC is obtained
experimentally, the distribution Pr{NOSC ≤ q} can be thus computed. Then, according
to Eq. (5), the function
Y (q) = erf−1
(
1− 2Pr{NOSC ≤ q}
)
= K
1−Rq−q0√
R2q+2 − 1 (9)
is obtained from the distribution Pr{NOSC ≤ q}. It is then possible to find the value of
q0 such that Pr{NOSC ≤ q} = 1/2. Finally, the value of R is determined. Knowing that
R ∼ 1 and R > 1, we are searching in a loop for R > 1 in a neighborhood of 1 the value
Rloop, such that the ratio Y (q)/Z(q) is constant (i.e. independent from q). This constant
represents the value of K. As mentioned above, Y(q) is obtained experimentally and Z(q)
is derived from Eq. (9) as follows:
Z(q) =
1−Rq−q0loop√
R2q+2loop − 1
(10)
The results are presented in Fig. 6. The distribution depicted in the left panel was
obtained using parameter values: R = 1.0153; ∆r = 0.2394; σr = 0.00174 and the
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distribution shown in the right panel was modeled with parameters: R = 1.013; ∆r =
0.310; σr = 0.0059.
Next, we compared the model from Eq. (5) with the distribution of the experimental
data {Ak} obtained with the two hardware configurations using the χ2 goodness-of-fit
test. For the distribution presented in the left panel of Fig. 6, the counter values varied
between 74 and 110, which corresponded to 38 degrees of freedom and the χ2 test statistic
was T = 40.35. At 38 degrees of freedom and a significance level α = 0.05, for a good
fit, the χ2 test statistic T should be below 53.384, i.e. Pr{T < 53.384} = 0.95. Similarly,
for the distribution presented in the right panel featuring 76 degrees of freedom, the χ2
test statistic was equal to T = 33.97. At 76 degrees of freedom, for the same significance
level, the threshold of the χ2 test statistic is 97.351, i.e. Pr{T < 97.351} = 0.95.
In these two cases, but also in all the other experiments the χ2 test statistic value T
was below the threshold corresponding to the level of significance α = 0.05. We can thus
conclude that the model presented in Sec. 3.1 is suitable for the characterization of the
probability distribution of the number of TERO oscillations NOSC .
Just out of curiosity, we compared the two distributions with the distribution of the
normal law. The χ2 test statistics were T = 149.3 and T > 2 · 106, respectively. In both
cases, and especially in the second, the test statistic was clearly outside the required
interval.
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Fig. 6. Experimental validation of the model for two TERO topologies in technology ST
28 nm: with the relative difference in delay between the two TERO branches of 24 %
(left panel) and with the relative difference 31 % (right panel)
In the next section, we will use our model to estimate entropy at the TERO TRNG
output.
4 Stochastic model of the complete TERO-based TRNG
Let Hosc be the entropy contained in the sequence of number of oscillations Nosc. Since
realizations of Nosc are assumed to be independent (the generator is restarted periodically
and it is thus memory-less), this entropy is related to pq from Eq. (8) as follows:
HNosc = −
∑
q∈N
pq log2(pq)
10
We computed the value of HNosc for the two distributions depicted in Fig. 6. The distri-
bution shown in the left panel had the entropy rate per sample (per byte) HNosc = 4.47
and that in the right panel had the entropy rate HNosc = 6.32.
Let pb be the probability that the least significant bit of Nosc is equal to 1. This
probability is related to pq from Eq. (8) as follows:
pb =
k=+∞∑
k=0
p2k+1. (11)
For each realization, we select the least significant bit ofNosc to form a vector (bn−1 . . . b0)2.
This vector can be interpreted as a number Bn ∈ {0, . . . , 2n − 1}. As the TRNG is
restarted after each acquisition of Nosc, bits (bk)k=0...n−1 are independent. Thus, for
each n-bit integer Xn = (xn−1 . . . x1x0)2
pXn = Pr(Bn = Xn) =
n−1∏
j=0
[1− pb]1−xj [pb]xj .
If the random process associated with Bn is stationary, the entropy per bit at the
generator output is equal to [9]:
H = lim
n→+∞
Hn
n
,
where
Hn = −
∑
Xn∈{0,...,2n−1}
pXn log2(pXn).
Since jitter realizations are assumed to be independent, realizations of Nosc and bk
are assumed to be independent, too. Consequently, we consider that the generator does
not have a memory and the generated random bits don’t contain any short- or long-term
dependencies.
Because realizations of bk are considered to be independent, the entropy per bit at
the generator output derived from our model can be simplified as follows:
H = −pb log2(pb)− (1− pb) log2(1− pb).
We computed the entropy rate per bit for the two TERO topologies discussed in Sec. 3.2.
In both cases, the entropy rate was higher than 0.9999, meaning that the entropy per
bit exceeded the value required by AIS 31. This was in perfect agreement with our
experiments – results of the tests AIS 31 presented in Sec. 2.
5 Discussion
As we have seen above, the distribution of counter values is very well characterized by the
model parameters R, σr, and ∆r and the entropy of the generated sequence depends on
this distribution. Using the model, we can now observe the impact of the TERO design
on the distribution of random numbers and hence on entropy.
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First, entropy is determined by relative jitter, i.e. by parameter σr. Since designers
cannot directly alter the sources of thermal noise, they can only change the relative jitter
by reducing the delay of the two TERO branches. This corresponds to increasing the
frequency of oscillations.
Another important model parameter that determines entropy rate is the relative dif-
ference between the two TERO branches, i.e. parameter ∆r. With smaller relative differ-
ences, TERO accumulates more jitter because it oscillates longer. As we have seen in our
example, the entropy rate per generated output byte was over 4.4 and 6.3, respectively.
This means that if designers use only one bit per generated byte (the counter output),
they would be discarding a high percentage of usable random data. Of course, some post-
processing can be used to profit from as much entropy as possible, but it would require
additional silicon area, especially if a sophisticated algorithm is used (which would be
probably the case in order to maintain a maximum entropy rate). Another much more
practical solution would be to unbalance the two TERO branches to the extent that the
entropy rate per generated byte would be slightly higher than 1 and then to use only
one bit per generated number. Because of the difference in delays in the two branches,
the TERO would oscillate a shorter time and the output bit rate would consequently
be higher. Since the entropy rate per generated number would be higher than one, each
generated bit (the least significant bit of the counter) would have enough entropy and
post-processing would not be necessary.
6 Conclusion
In this paper, we analyzed the processes that transform the noisy currents in the TERO
circuitry into a random bit stream of the TERO based TRNG. First, we performed
a detailed analysis of electric processes inside the TERO structure and, based on this
analysis, we proposed the physical model of the TERO. We checked the model in two
specific TERO topologies implemented in an ST 28 nm ASIC technology.
Next, based on this model, we proposed a stochastic model of a complete TERO
based TRNG. We showed that the proposed stochastic model can be successfully used
to estimate the entropy rate. The entropy estimations are in perfect agreement with the
results of the AIS 31 test suites.
We also showed that the proposed TRNG stochastic model can be used not only
to estimate the entropy rate at the output of the generator, but also for entropy man-
agement, by setting sufficient entropy rate while maintaining the maximum output bit
rate.
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Appendix
A Modeling an ideal noise-free inverter
We assume that TERO is built using ideal noise-free CMOS inverters as presented in
Fig. 7 a). We note Vin and Vout the input and output signal of such an inverter, respec-
tively. The noise-free model is based on the physical model of an inverter with a variable
slope published by Reyneri et al. in [7]. As presented in Fig. 7 b), the model proposed in
[7] divides the inverter into three entities:
V in
 
 
 
 
 
 
  V out
V CC
V GND
 
 
V out
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delay element comparator slope 
limiter
b)a)
 
 
V in
 
 
 
 Pin
V CC
0V
V CC
 2
t a t b
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Fig. 7. Ideal noise-free CMOS inverter
– A comparator, which outputs VCC if the input voltage Vin is smaller than VCC/2
otherwise it outputs 0.
– A delay line, which delays comparator output signal by a static delay T1.
– A slope limiter, which follows the delay line and generates the output signal Vout.
As depicted in Fig. 8, the model responds to a rising edge of the input signal by
generating a signal that decreases linearly with the slope −K0 until the output voltage
reaches the value (1 −K0) · VCC 3 after which the output decreases exponentially until
it reaches the final value Vout.
First, let we consider that at t = 0, signal Vin goes down from VCC to 0 and ta is
the time at which the output signal Vout is equal to
VCC
2 . At time t = pin, signal Vin
goes up from 0 to VCC and at tb output Vout is equal to
VCC
2 . Finally, at t = tc, Vin goes
back to VGND. Consequently, the length of the positive pulse at output Vout is equal to
pout = tb − ta.
The authors of [7] also describe the behavior of the inverter when the input signal
has the same form as the described output signal. They show that in this case Pout can
be approximated by:
pout =
tc
2
+
[
pin − tc
2
]
[1 +Hd] (12)
where Hd = 2e
(
K0·T2− tc2
(1−K0)·T2
)
.
3 where K0 is a positive real number smaller than 1
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Fig. 8. Response of an ideal noise-free inverter to a step function
B Proofs
In this section, we give proofs of Lemma 1, Proposition 1 and Proposition 2.
Proof of Lemma 1 In a neighborhood of ta, f(t) can be approximated by its tangent
line at time ta, giving the relation Ta − ta = n(ta)f ′(ta) . Since n(ta) ∼ N (0, σ
2), Ta ∼
N
(
ta,
σ2
f ′(ta)2
)
. The same holds for Tb in a neighborhood of tb, because n(t) is stationnary.
By its definition, Pout = Tb − Ta. If Ta and Tb are independent, Pout follows a normal
distribution with mean µout = tb − ta = tc2 +
[
pin − tc2
]
[1 + Hd] from Appendix A and
variance σ2out = σ
2
Tb
+ σ2Ta = σ
2
(
1
f ′(ta)
2 +
1
f ′(tb)
2
)
.
Proof of Proposition 1 (by recurrence on N)
Lemma 1 gives expression of µoutN and σ
2
outN for N = 1. Let {Ij}j=1...N+1 be a set
of inverters and let VN be the signal between the two last inverters. Logically, output
of inverter IN becomes intput of inverter IN+1. Let Vin be the input signal of the first
inverter I1 and Vout is the output signal of last inverter IN+1 in the chain. pin is the
length of a pulse at I1. Let PN be the length of the corresponding pulse appearing at
signal VN and PN+1 be the length of the pulse at VN+1. By assumption of reccurence,
PN ∼ N (µoutN , σ2outN ) with
µoutN =
tc
2 +
(
pin − tc2
)
(1 +Hd)
N
σ2outN = σ
2
out
(
(1+Hd)
2N−1
(1+Hd)2−1
)
According to Lemma 1, PN+1 ∼ N (µout, σ2out) with µout = tc2 +
(
pn − tc2
)
(1 +Hd) where
pn is a realization of PN . Assuming independence of noise sources in the chain, we have
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µoutN+1 =
tc
2 +
(
µoutN − tc2
)
(1 +Hd) and σ
2
outN+1 = σ
2
outN (1 +Hd)
2 + σ2out giving
µoutN+1 =
tc
2
+
(
tc
2
+ (pin − tc
2
)(1 +Hd)
N − tc
2
)
(1+Hd) =
tc
2
+
(
pin − tc
2
)
(1+Hd)
N+1
and σ2outN+1 = σ
2
out
(
(1+Hd)
2N−1
(1+Hd)2−1
)
(1 + Hd)
2 + σ2out = σ
2
out
(
(1+Hd)
2N+2−(1+Hd)2
(1+Hd)2−1 + 1
)
=
σ2out
(
(1+Hd)
2N+2−1
(1+Hd)2−1
)
.
The statement in Proposition 1 is true for N + 1. By recurrence over N , Proposition 1
is true for any N .
Proof of Proposition 2 We propose the proof for PLS (the same is valid for PKS by
replacing τ1 with τ2).
Assuming that there is a pulse plS−1 at VL, the corresponding pulse PLS at VL after
crossing the branches K and L (equivalent to a single chain of 4M +2 inverters) is given
as follows (according to Proposition 1 with N = 4M + 2):
PLS ∼ N
 tc2 +
(
plS−1 − tc
2
)
R, σ2out
(
R2 − 1
(1 +Hd)2 − 1
)
︸ ︷︷ ︸
σ2out4M+2
 ,
where R = (1 +Hd)
4M+2 and tc = τ1 + τ2.
Thus, assuming independence of noise sources in chains K and L, we have two relations
of reccurence on µLS =
τ1+τ2
2 +
(
µLS−1 − τ1+τ22
)
R and on σ2LS = σout24M+2 + σ
2
LS−1R
2.
It is easy to show that ∀S ≥ 1,
µLS =
τ1+τ2
2 + (µL0 − τ1+τ22 )RS = τ1+τ22 + τ1−τ12 RS ,
σ2LS = R
2Sσ2L0 + σ
2
out4M+2
∑S−1
i=0 (R
2)i = R2Sσ2out2M+1 + σ
2
out4M+2
R2S−1
R2−1 .
According to Proposition 1,
σ2out2M+1 = σ
2
out
(1+Hd)
4M+2−1
(1+Hd)2−1 = σ
2
out
R−1
(1+Hd)2−1 and σout4M+2 = σ
2
out
((1+Hd)
4M+2)2−1
(1+Hd)2−1 =
σ2out
R2−1
(1+Hd)2−1 ,
therefore σ2LS = σ
2
out
R2S+1−1
(1+Hd)2−1 .
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